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ABSTRACT 
 
 
A large utility was experiencing a problem when switching a two-stage capacitor 
bank resulting in misoperations of the bank protection.  When the bypass switch is 
opened a long duration dc offset occurs across all capacitors.  This dc causes saturation of 
the tap point VT resulting in a false differential voltage and misoperation of the 
protection.  The utility had to disable the voltage differential during switching until the 
phenomenon could be studied and a suitable solution found. 
The work is a comprehensive analysis of the transients affecting the protection 
and how the problem could be mitigated. 
An analytical approach was taken to understand the occurrence of the dc offset 
and an Electromagnetics Transients Program (EMTP) was used to study various 
mitigation techniques.  A simple solution is presented for future installations that 
prevents the problem completely.  A “next best” mitigation is presented for existing 
banks where reconfiguration would not be cost justified. 
  
 
 
 
v 
 
 
 
 
 
 
TABLE OF CONTENTS 
 
 
ABSTRACT .......................................................................................................... ...iv 
 
LIST OF TABLES ................................................................................................ ...vi 
 
LIST OF FIGURES ................................................................................................ vii 
 
LIST OF ABBREVIATIONS .................................................................................. ix 
 
CHAPTER 
 
1.  INTRODUCTION ........................................................................................ 1 
 
2.  SCHEME EXPLANATION ......................................................................... 5 
 
     General Concept of Two-Stage Capacitor Bank .......................................... 5 
 
3.  PROTECTION ............................................................................................. 8 
 
     Voltage Differential ...................................................................................... 8 
     Voltage Settings.......................................................................................... 11 
 
4.  TRANSIENT OPERATION ...................................................................... 20 
 
     Bypass Closing ........................................................................................... 20 
     Bypass Opening .......................................................................................... 21 
     Analytical Development ............................................................................. 22 
     Simulations (effect on protection)  ............................................................. 31 
     Simulations (mitigations) ........................................................................... 34 
          650μF Series Capacitor ......................................................................... 34 
          Remove the 100Ω Resistor .................................................................... 35 
          Reconfigure the VT ............................................................................... 36 
 
5.  CONCLUSIONS ........................................................................................ 39 
 
REFERENCES ....................................................................................................... 40 
 
VITA .................................................................................................................... ...41
vi 
 
 
LIST OF TABLES 
 
 
3.1 Healthy element voltage (faulty unit in upper bank) .......................................17 
 
3.2 Healthy element voltage (faulty unit in lower bank) .......................................18 
 
3.3 Healthy element voltage in upper bank (faulty unit in lower bank) ................18 
 
3.4 Healthy element voltage in lower bank (faulty unit in lower bank/bypass 
               closed) .....................................................................................................19 
 
 
 
  
 
 
 
vii 
 
LIST OF FIGURES 
 
 
1.1 Simple circuit to calculate voltage rise ..............................................................1 
 
2.1 One-line of two-stage capacitor bank ................................................................5 
 
2.2 Detailed one-line of two-stage capacitor bank...................................................7 
 
3.1 Simplified one-line.............................................................................................8 
 
3.2 Capacitor units internal connections ................................................................12 
 
3.3 Bank element detail..........................................................................................15 
 
4.1 Total bank A-phase current during bypass closing ..........................................20 
 
4.2 Simplified one-line with VT detail ..................................................................21 
 
4.3 Fundamental element modeling in Laplace .....................................................22 
 
4.4 Useful Laplace transform pairs  .......................................................................22 
 
4.5 Laplace network for solution (bypass switch shorted at t=0
-
) .........................23 
 
4.6 Laplace network with initial conditions for solution (t=0
-
)  ............................24 
 
4.7 Short time overvoltage capability ....................................................................28 
 
4.8 Simulation results against standard capability  ................................................29 
 
4.9 Voltage across upper and lower capacitor banks after bypass opened ............30 
 
4.10 Voltage at tap point after bypass opened  ......................................................31 
 
4.11 Simulated network (A-phase only) ................................................................32 
 
4.12 Captured voltage on the VT secondary when bypass switch opened  ...........33 
 
4.13 Simulated voltage on the VT secondary when bypass switch opened...........33 
 
 
 
viii 
 
 
4.14 Simulated voltage across low-voltage capacitors with RMS value  ..............34 
 
4.15 Simulation with 650μF capacitor in series with VT ......................................35 
 
4.16 Simulation with resistor removed  .................................................................36 
 
4.17 Figure from section 8.3.6.4 of [6] ..................................................................37 
 
4.18 Left and right low-voltage capacitor voltages  ..............................................38 
 
 
 
 
 
 
 
 
 
 
  
 
 
 
ix 
 
LIST OF ABBREVIATIONS 
 
 
ATP, Alternative Transients Program 
EMTP, Electromagnetics Transients Program 
IEEE, The Institute of Electrical and Electronics Engineers 
RMS, root-mean-square 
VT, voltage transformer 
 
  
1 
 
CHAPTER 1 
 
INTRODUCTION 
 
 
 Shunt capacitor banks are widely used in utility systems to provide local reactive power 
and support system voltage.  The voltage rise that occurs when a capacitor bank is switched on 
depends on the capacitive reactance (XC) of the bank and the Thevenin’ impedance of the system 
prior to switching the capacitor bank in service as well as bus load.  The system shown in Figure 
1.1 can be used to calculate the resulting voltage rise by simple application of voltage division 
after the switch is closed to energize the capacitor bank. 
 
     
Figure 1.1 Simple circuit to calculate voltage rise 
 
 Prior to closing the switch there is no current flow (neglecting load) so the bus voltage 
equals the system voltage.  After the switch is closed we can apply voltage division, 
 
VSYSTEM
+
XC
ZTHEV
VBUS
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THEVC
C
SYSTEMBUS
ZX
X
VV

  
Dividing the bus voltage after switch closure by the bus voltage prior to switch closure we get, 
THEVC
C
RISE
ZX
X
V

   (per unit) 
which can be simplified to,  
C
THEV
RISE
X
Z
1
1
V

    (per unit) 
To arrive at a simple estimation of the percent voltage rise that occurs when the capacitor bank is 
energized we can subtract unity (assumes 1.0 per unit voltage prior) from the above equation and 
multiply by 100%. 
%1001
X
Z
1
1
%V
C
THEV
RISE 














  
This simplifies further to, 
%100
X
Z
1
X
Z
-
%V
C
THEV
C
THEV
RISE 













  
When ZTHEV << XC this reduces to, 
%100
X
Z
%V
C
THEV
RISE   
When ZTHEV is predominately inductive, 
%100
X
Z
%V
C
THEV
RISE   
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 It can readily be seen from the above equation for percent voltage rise that on weaker 
systems the percent voltage rise for a given capacitor bank will be higher when compared to the 
application of the same capacitive reactance on a strong system.  As such, in weaker parts of the 
power system it is commonly required to segment the shunt capacitor banks into many smaller 
banks to allow for more incremental changes in voltage.  This is often a disadvantage in urban 
areas or other locations where real estate is at a premium because more banks requires more 
space. 
 As early as 1953 a reconnection scheme has been suggested as a practical method to take 
advantage of the temporary overvoltage capability of capacitors to increase the granularity of 
reactive power switched [1].   In 1955 the multi-stage scheme that is being used presently was 
suggested as a means to reduce the step size of capacitive reactance and also benefit from the 
space saving feature of the design where physical space is limited [2].    The first practical 
applications of this multi-staged approach at transmission voltages were implemented by the 
Bonneville Power Authority (BPA) in the late 1990’s [3]. 
 The first goal of this work is to show a deficiency affecting the protection of a 2-stage 
capacitor bank with both transient analysis using the Alternative Transients Program (ATP) and 
analytical solutions.  The second goal is to investigate various methods to mitigate the deficiency 
and to improve the state of the art of capacitor bank protection.
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CHAPTER 2 
 
SCHEME EXPLANATION 
 
 
General Concept of 2-Stage Capacitor Bank 
Figure 2.1 shows the simplified one-line diagram for an existing 2-stage capacitor bank 
applied on a 161kV transmission bus.  During normal operation both capacitor stages (C1 and C2) 
are energized in series.  In the analysis presented in this document they are sized such that C1 
equals C2 and both stages will share the bus voltage equally (although this is not a requirement).  
 
 
Figure 2.1 One-line of two-stage capacitor bank 
 
C1 is comprised of four parallel strings with each string being comprised of three series 
capacitors rated 500 kvar and 15,920 volts.  C2 is comprised of eight parallel strings with each 
string being comprised of five series capacitors rated 600 kvar and 19,100 volts.  A group of 
C1
C2
BUS
6 
 
three parallel low-voltage capacitors are placed on the neutral end of the bank to develop a 
voltage drop to present to the bank protection relays.  This is detailed in Figure 2.2. 
Each capacitor can in the C1 group has a capacitive reactance of, 
 89.506
000,500
15,920
X
2
C500  
resulting in an overall capacitive reactance for bank C1 of 380.17Ω.  This results in a capacitance 
value for C1 of 6.98μF.  C2 is computed similarly and has a capacitance value of 6.98μF.  The 
low-voltage capacitors on the neutral end of the bank are each rated 167 kvar and 825 volts.  
Three in parallel equate to a capacitance of 1952μF.  The resistor shown in series with the 
voltage transformer is purportedly used for ferroresonance suppression and is 100Ω.  The voltage 
transformer is for galvanic isolation and has a ratio of 3.2 to 1.   
 When the bypass switch is open the total bank reactive power (assuming a nominal 
161kV bus voltage) will be, 
34161,000
2
μF98.6
602
X
161,000
MVAR 2
C
2
3    
and when the bypass switch is closed the total bank reactive power (assuming a nominal 161kV 
bus voltage) will be, 
68161,000μF98.6602
X
161,000
MVAR 2
C
2
3    
 
 
 
7 
 
 
Figure 2.2 Detailed one-line of two-stage capacitor bank 
 
 Neglecting the small influence of the low-voltage capacitors, with the bypass switch 
open the voltage across C1 and C2 will be 50% of the bus voltage or,  
V477,46
3
000,161
50.0V   
 C1 is rated for 3 times 15,920V for 47,760V.  As such, during operation with the bypass 
switch open the voltage across the C1 stage is 97.3% of rated.  Similarly, C2 is rated for 5 times 
C1
VBUS1φ
Neutral
C2
bypass
switch
VTAP
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19,100V for 95,500V.  During operation with the bypass switch open the voltage across the C2 
stage is 48.7% of rated. 
 With the bypass switch closed C1 is effectively shorted out leaving C2 to experience the 
entire bus voltage or 92,953V phase-to-ground.  This equates to 97.3% of rated.  This presents an 
added operational flexibility for this design over the design described in [3] in that neither 
operating mode (bypassed or un-bypassed) stresses the energized capacitors beyond their rated 
voltage.  As such they can remain energized indefinitely as system requirements dictate.  The 
implementation described in [3] is the same configuration except that the lower capacitor bank 
doesn’t have a high enough voltage rating to allow continuous operation when the upper bank is 
bypassed.  It takes advantage of the short-term overvoltage capability of capacitors and is only 
intended to be used for short periods of time to improve stability during low-voltage 
emergencies.  It is not intended for continuous operation with the upper bank bypassed.
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CHAPTER 3 
 
PROTECTION 
 
 
Voltage Differential 
 The primary protection applied to the capacitor bank is a voltage differential scheme.  
This scheme is implemented substantially the same regardless of the bank design being fused or 
fuseless [4].  Since fuseless has become the industry norm it will be the focus in this document.  
Figure 3.1 is a simplified one-line of the two capacitor stages and the low-voltage capacitance 
used to develop voltage for the differential scheme.  This is clearly a simple voltage divider 
circuit and the voltage across each of the capacitances will be directly proportional to the applied 
system voltage (1-phase) and the reactance of the capacitors. 
 
                        
Figure 3.1 Simplified one-line.
C1
CLV
C2
VBUS1φ
VTAP
1400:1 VT
800:250 VT
87V
9 
 
 
 The voltage differential protection compares the bus voltage (1-phase) with the voltage 
measured across the low-voltage capacitor according to the following formula where VX is 
typically the bus voltage and VY is the voltage measured at the tap point (across the low-voltage 
capacitance). 
YX kVVV   
The constant k is simply a scaling factor to balance the equation under normal conditions.  The k 
factor is set after the relay has been placed in service to “null” the above equation.  Modern 
capacitors manufactured after 2002 in compliance with [5] “shall not vary more than -0% to 
+10% of their nominal value based on rated kvar, voltage, and frequency”.  Older capacitors may 
have tolerances as high as -0% to +15%.  As such, due to normal manufacturing tolerances and 
measurement error there will be a measurable ΔV when the bank is in service even though no 
capacitor elements have failed.  To improve the sensitivity of the protection this unbalance is 
nulled with the k factor.  For some digital voltage differential relays this nulling is done 
manually when connected to the relay with a computer by prompting the relay to run a routine to 
determine k on a per-phase basis.  It is noteworthy to mention that with capacitor banks oriented 
in an east-west arrangement that a portion of the bank will heat up and later cool down before the 
rest of the bank as the sun makes its progress across the day.  This causes a drift in the 
capacitance values because of expansion.  Due to the sensitivity of the voltage differential 
schemes this may result in erroneous alarms as the capacitance value of the capacitors is affected 
by their temperature (warmer capacitors experiencing more expansion).  More modern digital 
relays can automatically calculate the k factor at various intervals as long as the voltage 
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difference they measure is noted to be a smooth change (due to unequal heating of the 
capacitors) and not a sudden change as experienced when a capacitor element has failed. 
 Prior to placing the capacitor bank protection in service initial values of the k factors 
can be calculated as shown below for the case of the bypass switch (Figure 3.1) open. VX is the 
secondary value of the bus voltage presented to the relay through a 1400:1 bus VT.  VY is the 
secondary value of the tap point voltage presented to the relay through a 3.2:1 VT. 
V4.92953
3
161000
V 1BUS   
V4.66
1400
V
V
1BUS
X 

 
Neglecting the small impedance of the LV capacitors we can calculate the current flowing in one 
phase of the capacitor bank as, 
A2.122j
j380.2j380.2
V
XX
V
I
1φBUS
C2C1
1φBUS
1 



  
and the voltage drop across the LV capacitance will be, 
V7.521
5.1952602
I
XIV
1
LV1TAP 

 
F

  
with the resulting voltage to the relay (normally negligible drop in the 100Ω resistor) being, 
V0.163
2.3
V
V
TAP
Y   
Now the initial k factor can be calculated as, 
4.0
0V.164
V4.66
V
V
Y
X
k  
 
 
 
11 
 
Voltage Settings 
 To determine the voltage differential settings failures in the upper bank (C1) will be 
examined and then failures in the lower bank (C2).  The goal of the voltage differential will be to 
trip the bank when the voltage across any capacitor element exceeds 110% of rated voltage.  
Note also that two different settings are required depending on the bypass switch being closed or 
open.  Figure 3.2 shows the internal connections of the individual capacitor elements for both the 
500kVAR and 600kVAR units used in this installation.  The 500kVAR capacitor units are 
comprised of eight (8) series connections of two (2) capacitor elements in parallel.  The 
600kVAR capacitor units are comprised of ten (10) series connections of two (2) capacitor 
elements in parallel.   
The failure mode of all-film fuseless capacitors is to fail shorted producing a stable 
“weld” across several layers between two electrodes [4].  When this occurs it produces an 
overvoltage on the remaining elements in the capacitor unit and bank.  Usually the electrodes are 
aluminum foil and the dielectric film is polypropylene. 
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Figure 3.2 Capacitor units internal connections 
 
The calculations of the capacitive reactance of the 500kVAR capacitor unit and the 600kVAR 
capacitor unit are repeated below. 
 9.506
000,500
15,920
X
2
C500                    0.608
000,600
19,100
X
2
C600  
With no failures the upper bank capacitive reactance will be, 
 2.380
000,500
15,920
4
3
X
2
C1  
and the lower bank capacitive reactance will be, 
 0.380
000,600
19,100
8
5
X
2
C2  
When an individual element shorts out it will short out its series group inside the capacitor unit.  
In the case of a 500kVAR capacitor unit this will result in a decrease in the capacitive reactance 
a) 600kVAR, 19.1kV (10/2) b)  500kVAR, 15.92kV (8/2)
individual
elements
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of the upper bank (C1) by a factor of 7/8 since these units have eight (8) series groups.  The 
resulting capacitive reactance of the capacitor unit with one (1) shorted element is calculated 
below and a prime mark has been used to distinguish it from the healthy reactance for a 
500kVAR unit. 
 5.443
000,500
15,920
8
7
CX
2
500  
Referring to Figure 2.2 we see that the upper bank (C1) is comprised of four (4) strings of three 
(3) capacitor units in series.  The capacitive reactance of a healthy string is, 
 7.520,1
000,500
15,920
3X
2
STRING  
and the capacitive reactance of a string containing a capacitor unit with one (1) shorted element 
will be, 
 3.457,1CX
000,500
15,920
2X 500
2
STRING  
with the overall equivalent capacitive reactance of the upper bank (C1) being, 
 










1.376
X
3
X
1
X
1
STRING
1
STRING
C1  
Since the three (3) low-voltage capacitors paralleled on the neutral end (see Figure 3.1) have 
such low reactance when compared to C1 and C2 they can be ignored.  Their equivalent reactance 
is calculated as, 
 36.1
3
000,167
825
X
2
CLV  
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The voltage across the upper stage can be calculated from voltage division assuming a nominal 
161kV bus voltage, 
V1.235,46
XX
X
3
000,161
V
C2C1
C1
C1 


  
The voltage across the capacitor unit with the shorted element can be calculated as, 
V6.071,14
X2CX
CX
VV
C500500
500
C1CAN 


  
and the voltage across each of the seven (7) remaining healthy elements in the capacitor unit with 
the shorted element will be, 
V2.010,2
7
V
V
CAN
ELEMENTS 

  
When compared to the rated voltage of each element (1,990V) we can see that only a slight 
overvoltage results from the shorting of one (1) element in one (1) capacitor unit in the upper 
bank (barely 1% over rated).   
 Referring to figures 2.2 and 3.2 we can apply voltage division to determine a generic 
formula to find the voltage VEʹ across the remaining healthy elements in a capacitor unit with 
failed element(s).  Let, 
V = healthy phase to neutral bus voltage magnitude (volts) 
S = number of series groups in the bank that has the capacitor unit with failed elements 
P = number of parallel strings in the bank that has the capacitor unit with failed elements 
E = number of elements in series in one capacitor unit in the bank that has the capacitor unit with 
failed elements 
F = number of shorted elements in the capacitor unit with failed elements 
N = (E-F)/E 
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XC = capacitive reactance of a single healthy capacitor unit in the bank that has the capacitor unit 
with failed elements 
XELSE = the total capacitive reactance of the rest of the capacitor bank  
Α = XC/XELSE   
 For example, assuming there are two (2) elements shorted in a capacitor unit in the upper 
bank.  In this case F equals two (2) and as such N will equal 6/8. Figure 3.3 shows the 
configuration and some of the variables needed for the calculation.   
 
 
Figure 3.3 Bank element detail 
 
It is obvious from the upper bank in figure 3.3 that the equivalent reactance of the 
remaining healthy strings will be, 
VBUS1φ
E = 8
XC = 506.89Ω
S = 3
P = 4
XELSE = 380.01Ω
 
 
 
16 
 




9.506X
14
3
X
1P
S
CC  
The reactance of the faulty capacitor unit will be, 
 7.380X
8
6
XN CC  
The reactance of the rest of the series string containing the faulty capacitor will be, 
   1,013.8X1)-(3X1)(S CC  
The equivalent reactance of the bank with the faulty capacitor unit will be, 
N)1(S
1P
S
XN)1-(S
1-P
S
X
C



  
The voltage across the upper capacitor bank when one capacitor unit has F shorted elements will 
be, 
 
N)1S
1P
S
(AN)1(S
1P
S
N1S
1P
S
V
XA
XN)1(SX
1P
S
XN)1-(SX
1-P
S
XN)1(SX
1P
S
XN)1-(SX
1-P
S
VV
C
CC
CC
CC
CC
BANK













  
Once the voltage across the bank containing the faulty capacitor unit has been found we can 
calculate the voltage across the faulty capacitor unit as, 















N1S
1P
S
AN)1(S
1P
S
N
1P
S
V
XN)1(S
XN
VV
C
C
BANKCAN  
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From which we can find the voltage across the remaining healthy elements inside the faulty 
capacitor unit as, 












N1S
1P
S
AN)1(S
1P
S
E
1
1P
S
VV E  
Using the above generic formula we can continue shorting elements in the faulty capacitor unit 
and populate Table 3.1 and Table 3.2. 
 
Table 3.1   
Healthy element voltage (faulty unit in upper bank) 
Number of shorted 
elements 
Voltage on 
remaining elements 
in the capacitor unit 
% voltage above rated 
(1,990V) 
1 2,009.8V 1.0% 
2 2,088.8V 5.0% 
3 2,174.3V 9.3% 
4 2,267.2V 13.9% 
5 2,368.2V 19.0% 
6 2,478.8V 24.6% 
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Table 3.2 
Healthy element voltage (faulty unit in lower bank) 
Number of shorted 
elements 
Voltage on 
remaining elements 
in the capacitor unit 
% voltage above rated 
(1,910V) 
1 947.3 NA 
5 1,025.7 NA 
 
 
It is obvious that the lower bank will not experience overvoltages when the upper 
capacitor bank is in service (recall that it was energized at 48.7% of rated when both banks are in 
service).  Shorted elements in the lower bank can stress the healthy elements in the upper bank as 
reflected in Table 3.3.  However, it would require two entire series groups to be shorted out in 
one string of the lower bank. 
 
Table 3.3 
Healthy element voltage in upper bank (faulty unit in lower bank) 
Number of shorted 
elements 
Voltage on 
remaining elements 
in the capacitor unit 
% voltage above rated 
(1,990V) 
1 1,936.1V NA 
5 1,938.2V NA 
10 (entire unit) 1,962.0V NA 
20 (two entire units) 2,010.3V 1% 
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It is much more significant for the lower capacitor bank to experience shorted elements 
when the upper capacitor bank is bypassed resulting in full phase voltage being applied to the 
lower bank as can be seen in Table 3.4. 
 
Table 3.4   
Healthy element voltage in lower bank (faulty unit in lower bank/bypass closed) 
Number of shorted 
elements 
Voltage on 
remaining elements 
in the capacitor unit 
% voltage above rated 
(1,910V) 
0 1,851.9V NA 
1 1,889.2V NA 
2 1,927.9V 0.9% 
3 1,970.4V 3.2% 
4 2,032.2V 6.4% 
5 2,057.0V 7.7% 
6 2,104.9V 10.2% 
 
 
Obviously the calculations to determine voltage differential set points for protection of 
the 2-stage capacitor bank are not trivial and involve two distinct configurations (upper bank 
bypassed or not bypassed) that require different setting groups for the protective relay depending 
on the state of the bypass switch (Figure 2.1).  The remainder of the document describes a 
transient problem affecting the voltage differential protection as applied and a solution will be 
recommended that not only mitigates the transient problem, but also greatly simplifies the setting 
approach for the protection.  
20 
 
CHAPTER 4 
 
TRANSIENT OPERATION 
 
 
Bypass Closing 
 
 With the bypass switch closed to short the upper capacitor bank the operation of the 
bank is exactly the same as a traditional fuseless capacitor bank.  The normal transients expected 
for capacitor bank operation (inrush, out-rush, back-to-back switching etc.) are no different for 
this configuration than for typical single-stage capacitor banks.   
 However, closing the bypass switch can produce a significant high-magnitude, high-
frequency transient as the energy stored in the upper capacitor bank is released.  To mitigate the 
damaging effects of this short-circuit event the bypass switch is equipped with an extra set of 
contacts fitted with 37.5Ω closing resistors that are momentarily in the circuit (e.g. 1 cycle) 
during the discharge.  The total bank phase current is shown in Figure 4.1.  This transient is 
within the range of normal bank switching transients. 
 
 
Figure 4.1 Total bank phase current during bypass closing. 
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Bypass Opening 
The opening of the bypass produces the transient of interest in this case and it presents a 
unique problem for the protection.  When the bypass switch opens it interrupts current at a zero 
crossing.  Since the voltage across and current through a reactive element are in quadrature the 
voltage will be at a peak.  So, referring to Figure 4.2, it can be seen that both the lower capacitor 
bank (C2) and the low-voltage capacitance (CLV) will both be experiencing peak voltage at the 
moment the bypass switch current goes through zero.  However, the upper capacitor bank (C1) is 
discharged just prior to the bypass switch opening so it has no initial charge.  This makes for an 
interesting transient as described below.  First an analytical solution (closed form) will be 
developed and then verified with a transient analysis using ATP (Alternative Transients 
Program). 
 
                      
Figure 4.2 Simplified one-line with VT detail. 
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Analytical Development 
 The Laplace transform is an integral transform that is used to transform a function of 
time to a function of “s” where s is a complex argument.  This allows us to solve a network 
problem using algebra and then apply the inverse transform to arrive at the various quantities of 
interest in the time domain.  This procedure is followed below to calculate the various voltages 
of interest after the bypass switch is opened.  Figure 4.3 shows the fundamental elements 
required and Figure 4.4 shows the transform pairs that will be useful in this exercise. 
 
 
Figure 4.3 Fundamental element modeling in Laplace 
 
 
 
Note:  Ө is the angle associated with the complex factor A 
Figure 4.4 Useful Laplace transform pairs 
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The bus voltage will be at a peak when the bypass switch interrupts its current.  As such we can 
use the cosine source (left in Figure 4.4) with a scale factor of VM where VM is the peak bus 
voltage or,  
131,456V
3
2
161,000VM   
and since C1 = C2 in this case we will just use C to represent those values.  Additionally, 
damping will be neglected but the inductance of the system equivalent will be added and it will 
have no initial energy value since the current when the bypass is opened will be zero.  The 
resulting circuit is shown in Figure 4.5 where C = 6.98μF and CLV = 1952μF.  Note that the 
upper capacitor bank is shorted prior to the bypass switch opening. 
 
 
Figure 4.5 Laplace network for solution (bypass switch shorted at t=0
-
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The initial voltage across the lower capacitor bank and across the low-voltage capacitance will 
be,  
M
LV
LV
MC V996.0
CC
C
V  V 

  
M
LV
MCLV V03567.0
CC
C
V  V 

  
The resulting Laplace network with initial conditions is shown in Figure 4.6. 
 
Figure 4.6 Laplace network with initial conditions for solution (t=0
-
) 
 
Applying simple network analysis techniques to the circuit we can find the current after the 
bypass switch opens as,  
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 
LV
M
22
M
sC
1
sC
2
sL
s
V
377s
sV
sI



 
which can be further simplified by substitution (where M calculates to 3200 radians/second) and 
manipulated into a form similar to the transform of sin(Mt), 
 LV
2
LC
1
LC
2
M 
 
 
22
 M
2222
2
M
Ms
LV
)M)(s377(s
LsV
sI



  
The closed form solution for the voltage waveform across the upper capacitor bank after the 
switch is opened can be found simply by multiplying the Laplace current, I(s), by the Laplace 
impedance of the upper capacitor bank, 1/sC. 
 
)Ms(s
CLM
MV
)M)(s377(s
CLsV
sV
22
M
2222
M



  
Before this quantity can be inverse transformed into its time domain equivalent a partial fraction 
expansion is necessary (the asterisk denotes complex conjugate). 
jM)(s
*B
jM)(s
B
j377)(s
*A
j377)(s
A
)M)(s377(s
CLsV
2222
M









 
with each expansion constant found as follows, 
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Now, expanding the second term from V(s), 
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
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and finally we have the Laplace function for the voltage V(s) across the upper capacitor bank 
after the bypass switch is opened, 
jM)(s
*E
jM)(s
E
s
D
jM)(s
*B
jM)(s
B
j377)(s
*A
j377)(s
A
V(s)












 
where A = 33306, B = -32840, D = 65685, and E = -32840.  It can be seen that the “B” and “E” 
terms will cancel and then the inverse transformed time domain voltage will be, 
  65685 cos(377t)333062tV   
which can be further simplified to, 
6568577t)66612cos(3V(t)   
This voltage will oscillate between zero and 130,370V.  The capacitor units in the upper bank are 
rated 15.92kV with three (3) in series for a bank rated RMS voltage of 47.76kV.  The RMS 
voltage can be calculated simply as, 
kV8.8065685)
2
66612
(V(t)rms 22   
which is an RMS overvoltage of 1.69 per unit.  The large dc component will discharge slowly 
across the 8.56MΩ discharge resistors (built into each individual capacitor unit).  This RMS 
voltage decay can be compared to the short time overvoltage power frequency capability of the 
capacitor units [7] given in Figure 4.7. 
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Figure 4.7 Short time overvoltage capability 
 
A comparison of the upper capacitor bank RMS voltage profile (from simulation) 
against Figure 4.8 shows that the application is likely acceptable although it is prudent to obtain 
manufacturer concurrence. 
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Figure 4.8 Simulation results against standard capability 
 
 The voltage across the lower capacitor bank can be found in a similar fashion and it will 
have an additional term due to the initial voltage across that capacitance. 
M0.996V6568577t)66612cos(3V(t)   
6524577t)66612cos(3V(t)   
This voltage will oscillate between zero and 128,240V. 
 Figure 4.9 shows the voltage across the upper capacitor bank and the voltage across the 
lower capacitor bank.  Note that the voltages are both completely offset by their respective dc 
component.  It is this dc voltage that hinders the voltage differential protection as will be 
subsequently explained. 
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Figure 4.9 Voltage across upper and lower capacitor banks after bypass opened 
 
 Following a similar approach the closed form solution for the voltage across the low-
voltage capacitors can be found.  This is of critical importance as this is the voltage that is 
presented to the VT measuring the tap point voltage for the voltage differential protection.  It is 
this dc component that saturates the VT defeating the ability of the voltage differential protection 
to function properly. 
  M
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234cos(377t)228V(t)   
This voltage from simulation is shown in Figure 4.10 which agrees nicely with the closed form 
solution above.  The full dc offset is evident. 
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Figure 4.10 Voltage at the tap point (across low-voltage capacitance) after bypass opened 
 
Simulations (effect on protection) 
 As discussed above, the primary capacitor bank protection is the voltage differential 
function that compares the bus voltage to the tap voltage on a per-phase basis as, 
YX kVVV   
however, when the large dc offset occurs in the tap point voltage (note that the bus voltage does 
not experience a dc offset) the tap point VT experiences saturation which will be shown with 
simulation results as well as captured oscillography from the actual installation. 
The simulation model was constructed in ATPDraw version 5.8 and cases executed 
using ATP.  Figure 4.11 shows the simplified model.  The upper and lower capacitor banks are 
each modeled as a single lumped capacitance with a single lumped resistance in parallel 
representing their discharge resistance. 
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A more detailed model is used when studying the overvoltages due to shorted capacitor 
elements, but it is not needed when studying the effects of bypass opening.  The 37.5Ω closing 
resistor is modeled in series with a small stray inductance both of which are in parallel with the 
main contacts which close one (1) cycle after the resistor contacts.  In series with this 
combination is stray resistance and inductance through the connection to the top of the lower 
capacitor bank.  At the neutral the three (3) low-voltage capacitors in parallel are modeled as a 
single lumped 1952μF capacitance with the equivalent discharge resistance in parallel.  From the 
tap point a 100Ω ferroresonance suppression resistor [6] is in series with the 3.2 to 1 ratio VT. 
 
Figure 4.11 Simulated network (A-phase only) 
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Figure 4.12 below is captured oscillographic data showing the tap point VT secondary voltage as 
recorded by a digital fault recorder when the bypass switch was opened on the actual installation.  
It compares very well to the voltage as computed in the ATP simulation (Figure 4.13). 
 
 
Figure 4.12 Captured voltage on the VT secondary when bypass switch opened 
 
 
Figure 4.13 Simulated voltage on the VT secondary when bypass switch opened 
 
 The saturation of the VT results in a false differential voltage and a subsequent 
misoperation of the voltage differential protection.  Note that the dc offset in and of itself is not a 
problem for modern digital protection relays since their analog and digital filtering removes it 
from the operate quantities.  The dc offset is a problem because it saturates the tap point VT with 
a subsequent reduction in the fundamental frequency component measured. 
The false differential voltage will be present until the dc offset in the low-voltage 
capacitors has decayed and the VT has come out of saturation.  This decay (Figure 4.14) is a 
simple RC decay through the discharge resistors in the capacitor units.  To prevent misoperation 
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of the sensitive voltage differential the protection must be disabled for several seconds which is 
undesirable. 
 
 
Figure 4.14 Simulated voltage across low-voltage capacitors with RMS value 
 
Simulations (mitigations) 
650μF Series Capacitor 
 One possible solution is to put a capacitor in series with the 100Ω resistor and VT to 
filter the dc to the VT.  This met with some success and eliminated the VT saturation in around 
10 cycles but it did not eliminate the problem.  As such, the voltage differential protection would 
still need to be disabled briefly. 
 
 
 
35 
 
 
Figure 4.15 Simulation with 650μF capacitor in series with VT 
 
Remove the 100Ω resistor 
 The dc offset across the low-voltage capacitors decays much faster than the dc offset 
across the upper and lower capacitor banks.  This is because when the VT saturates it places the 
100Ω resistor in series with a relatively low magnetizing inductance of the VT and its primary 
winding resistance of 20Ω allowing a low impedance path for the dc voltage to decay through as 
compared to the high resistance of the equivalent discharge resistance of the low-voltage 
capacitors (approximately 103kΩ).  However, it does take time for this dc to decay through the 
100Ω resistor.  If this resistor can be removed from the circuit the decay would occur faster as 
shown in Figure 4.16.  However, similar to the 650μF series capacitor case, it still takes time for 
the decay and the voltage differential would have to be disabled for that period.  Further, 
removing the 100Ω resistor would have to be studied in detail as it is purportedly inserted for 
ferroresonance suppression [6].   
161kV A-phase voltage VT secondary x 900
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Figure 4.16 Simulated with resistor removed 
 
Reconfigure the VT 
 In the 2012 revision of [6] a new section was added (8.3.6.4) describing a modification 
to the traditional voltage differential protection for a split wye grounded fuseless capacitor bank. 
In this configuration (Figure 4.17) the individual phase is split into two halves and a VT is 
inserted above the low-voltage capacitors.  This allows sensitive voltage differential protection to 
be achieved with a single voltage (doesn’t require comparison with the bus voltage).  
Furthermore, it provides a complete and satisfactory solution to the dc offset concern.  Since 
both low-voltage capacitances would experience the same dc offset the voltage presented to the 
VT would only experience parasitic levels of dc due to equipment tolerances. 
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Figure 4.17 Figure from section 8.3.6.4 of [6] 
 
The present limitation in implementing this scheme is that traditional (including modern digital 
relays) voltage differential protection works based on the equation, 
YX kVVV   
which requires the bus voltage and tap voltage to be measured and compared.  A very important 
feature of modern relays is the ability to “null” this differential voltage after the capacitor bank 
has been placed in service.  However, no modern digital relay has built in logic to accommodate 
the “nulling” if only one voltage is presented to the relay.  With present relays the nulling would 
have to be done manually and would simply require the user poll the relay for the measured 
voltage which would then be used to offset (positive or negative depending on measured sign) 
the overvoltage set points calculated for the alarm and trip thresholds. 
 The existing simulation configuration was changed to the “split-wye” configuration as 
shown in Figure 4.17 and the simulation results shown in Figure 4.18 show that this would be an 
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optimum solution as the voltage across the VT is undisturbed during the operation of the bypass 
switch. 
 
Figure 4.18 Left and Right low-voltage capacitor voltages and their difference 
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CHAPTER 5 
 
CONCLUSIONS 
 
 
 The two-stage capacitor bank is an application of shunt capacitors with many 
advantages and one major feature of operation (dc offset on bypass opening) that poses a major 
challenge to voltage differential protection.  This paper has provided a detailed explanation of 
voltage differential protection of shunt capacitor banks including specifics on how to calculate 
set points for the two-stage capacitor bank.  Then the major challenge was addressed with closed 
form analysis and transient simulation with an EMTP program.  Various mitigations were 
suggested and studied with an optimum solution being presented last.  This solution is the 
superior solution for the following reasons. 
 It results in the sensitive voltage differential being operational 100% of the time 
 Disabling protection during switching is not required 
 No need to have different voltage differential settings for the two bank 
configurations 
 No need to install the 100Ω ferroresonance suppression resistor 
 It is hoped that this work will provide a worthwhile improvement in the state-of-art of 
protection of these specialized shunt capacitor banks resulting in improved system reliability and 
protection of critical assets.
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